

**IN THE CLAIMS:**

Please substitute the following claims for the same numbered claims in the application.

- B1
- 
1. (Currently Amended) A method for determining the [failure] location of units on [redundant unit type] semiconductor devices comprising:
- determining the address of [the failure] a unit; and
  - determining the physical location of [the failure] said unit by applying a set of displacement and mirror factors to the address.
- 

**Please cancel claims 8-22 without prejudice or disclaimer.**

2-22. (Canceled).

Please add the following new claims:

23. (New) A method for determining physical memory cell coordinates of a memory device, said method comprising:
- inputting a physical cell coordinate of a memory device; and
  - applying a set of displacement and mirror factors to said physical cell coordinate to translate said physical cell coordinate into a logical address.

09/488,865

24. (New) The method in claim 23, wherein said logical address comprises an N-dimensional logical address, wherein N comprises a natural number.
25. (New) The method in claim 23, further comprising:
- identifying repeatable memory cells of said memory device;
  - preparing a look up table for translating buffer coordinates of a reference memory cell of said repeatable memory cells;
  - displacing information from said look up table to correspond to said repeatable memory cells; and
  - modifying results of said displacing by a linear operation.
26. (New) The method in claim 25, wherein said displacing includes mirroring said information from said look up table to correspond to said repeatable memory cells.
27. (New) The method in claim 25, wherein said reference memory cell comprises a smallest repeatable memory cell.
28. (New) The method in claim 27, further comprising:
- identifying a first level of repeatable memory cells, having a size larger than said smallest repeatable memory cell;
  - identifying a second level of repeatable memory cells, having a size larger than said first

09/488,865

level of repeatable memory cells; and

recursively displacing said information from said look up table to correspond respectively to said smallest repeatable memory cells, said first level of repeatable memory cells, and second level of repeatable memory cells.

29. (New) The method in claim 25, wherein said displacing and modifying comprise translating said buffer coordinates using the following function:

$$g(x,y) = A \cdot f(ax + b, cy + d) + B;$$

wherein variable A comprises one of an amplification and pattern reversal value, variable B comprises a linear displacement of said information from said look up table, variable b comprises a horizontal displacement from said reference memory cell, variable d comprises a vertical displacement from said reference memory cell, variable a comprises horizontal mirroring and variable c comprises vertical mirroring.

30. (New) A method for determining physical memory cell coordinates of a memory device, said method comprising:

inputting a physical cell coordinate of a memory device; and

applying a set of displacement and mirror factors to said physical cell coordinate to translate said physical cell coordinate into one of a logical address, an electrical address, and a structural address,

wherein said logical address, said electrical address, and said structural address comprise

09/488,865

N- dimensional addresses, and wherein N comprises a natural number.

31. (New) The method in claim 30, further comprising modifying results of said applying by a linear operation.
32. (New) The method in claim 30, wherein said applying includes mirroring information from a look up table to correspond to said memory cell coordinates.
33. (New) The method in claim 30, wherein said memory cell coordinates comprises a smallest repeatable memory cell.
34. (New) The method in claim 34, further comprising:
- identifying a first level of repeatable memory cells, having a size larger than said smallest repeatable memory cell;
  - identifying a second level of repeatable memory cells, having a size larger than said first level of repeatable memory cells; and
  - recursively displacing said information from a look up table to correspond respectively to said smallest repeatable memory cells, said first level of repeatable memory cells, and second level of repeatable memory cells.
35. (New) The method in claim 30, wherein said applying comprise translating buffer

09/488,865

coordinates using the following function:

$$g(x,y) = A \cdot f(ax + b, cy+d) + B;$$

wherein variable A comprises one of an amplification and pattern reversal value, variable B comprises a linear displacement of said information from said look up table, variable b comprises a horizontal displacement from said reference memory cell, variable d comprises a vertical displacement from said reference memory cell, variable a comprises horizontal mirroring and variable c comprises vertical mirroring.